Dual 4-input NOR gate by Complies Jedec Standard Jesda & Hbm Jesd-af Exceeds V
 
1. General  description
The 74HC4002; 74HCT4002 is a dual 4-input NOR gate. Inputs also include clamp diodes 
that enable the use of current limiting resistors to interface inputs to voltages in excess of 
VCC.
2.  Features and benefits
 Complies with JEDEC standard JESD7A
 Low-power dissipation
 Input levels:
 For 74HC4002: CMOS level
 For 74HCT4002: TTL level
 ESD protection:
 HBM JESD22-A114F exceeds 2000 V
 MM JESD22-A115-A exceeds 200 V
 Multiple package options
 Specified from 40 Ct o+ 8 0C and from 40 Ct o+ 1 2 5C.
3. Ordering  information
 
74HC4002; 74HCT4002
Dual 4-input NOR gate
Rev. 4 — 17 September 2012 Product data sheet
Table 1. Ordering information
Type number Package
Temperature range Name Description Version
74HC4002N 40 C to +125 C DIP14 plastic dual in-line package; 14 leads (300 mil) SOT27-1
74HCT4002N
74HC4002D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 
3.9 mm
SOT108-1
74HCT4002D
74HC4002DB 40 C to +125 C SSOP14 plastic shrink small outline package; 14 leads; body 
width 5.3 mm
SOT337-1
74HCT4002DB
74HC4002PW 40 C to +125 C TSSOP14 plastic thin shrink small outline package; 14 leads; 
body width 4.4 mm
SOT402-174HC_HCT4002 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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4. Functional  diagram
 
 
5. Pinning  information
5.1 Pinning
 
Fig 1. Functional diagram Fig 2. Logic symbol
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Fig 3. IEC Logic symbol Fig 4. Logic diagram
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Fig 5. Pin configuration SOT27-1 and SOT108-1 Fig 6. Pin configuration SOT337-1 and SOT402-1
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5.2 Pin description
 
6. Functional  description
 
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care.
7. Limiting  values
 
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For DIP14 package: Ptot derates linearly with 12 mW/K above 70 C.
For SO14 package: Ptot derates linearly with 8 mW/K above 70 C.
For (T)SSOP14 packages: Ptot derates linearly with 5.5 mW/K above 60 C.
Table 2. Pin description
Symbol Pin Description
1Y 1 data output
1A, 1B, 1C, 1D 2, 3, 4, 5 data input
n.c. 6, 8 not connected
GND 7 ground (0 V)
2Y 13 data output
2A, 2B, 2C, 2D 9, 10, 11, 12 data input
VCC 14 supply voltage
Table 3. Function table[1]
Input Output
nA nB nC nD nY
LLLLH
HXXXL
XHXXL
XXHXL
XXXHL
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
VCC supply voltage 0.5 +7 V
IIK input clamping current VI < 0.5 V or VI >V CC +0 . 5  V [1] - 20 mA
IOK output clamping current VO < 0.5 V or VO >V CC +0 . 5V [1] - 20 mA
IO output current 0.5 V < VO < VCC +0 . 5V - 25 mA
ICC supply current - 50 mA
IGND ground current 50 - mA
Tstg storage temperature 65 +150 C
Ptot total power dissipation [2]
DIP14 package - 750 mW
SO14, and (T)SSOP14 
packages
- 500 mW74HC_HCT4002 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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8.  Recommended operating conditions
 
9. Static  characteristics
 
Table 5. Recommended operating conditions
 Voltages are referenced to GND (ground = 0 V)
Symbol Parameter Conditions 74HC4002 74HCT4002 Unit
Min Typ Max Min Typ Max
VCC supply voltage 2.0 5.0 6.0 4.5 5.0 5.5 V
VI input voltage 0 - VCC 0- V CC V
VO output voltage 0 - VCC 0- V CC V
Tamb ambient temperature 40 +25 +125 40 +25 +125 C
t/V input transition rise and fall rate VCC = 2.0 V - - 625 - - - ns/V
VCC = 4.5 V - 1.67 139 - 1.67 139 ns/V
VCC =  6 . 0  V --8 3 ---n s / V
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit
Min Typ Max Min Max Min Max
74HC4002
VIH HIGH-level 
input voltage
VCC = 2.0 V 1.5 1.2 - 1.5 - 1.5 - V
VCC = 4.5 V 3.15 2.4 - 3.15 - 3.15 - V
VCC = 6.0 V 4.2 3.2 - 4.2 - 4.2 - V
VIL LOW-level 
input voltage
VCC = 2.0 V - 0.8 0.5 - 0.5 - 0.5 V
VCC = 4.5 V - 2.1 1.35 - 1.35 - 1.35 V
VCC = 6.0 V - 2.8 1.8 - 1.8 - 1.8 V
VOH HIGH-level 
output voltage
VI = VIH or VIL
IO = 20 A; VCC = 2.0 V 1.9 2.0 - 1.9 - 1.9 - V
IO = 20 A; VCC = 4.5 V 4.4 4.5 - 4.4 - 4.4 - V
IO = 20 A; VCC = 6.0 V 5.9 6.0 - 5.9 - 5.9 - V
IO = 4.0 mA; VCC = 4.5 V 3.98 4.32 - 3.84 - 3.7 - V
IO = 5.2 mA; VCC = 6.0 V 5.48 5.81 - 5.34 - 5.2 - V
VOL LOW-level 
output voltage
VI = VIH or VIL
IO = 20 A; VCC = 2.0 V - 0 0.1 - 0.1 - 0.1 V
IO = 20 A; VCC = 4.5 V - 0 0.1 - 0.1 - 0.1 V
IO = 20 A; VCC = 6.0 V - 0 0.1 - 0.1 - 0.1 V
IO = 4.0 mA; VCC = 4.5 V - 0.15 0.26 - 0.33 - 0.4 V
IO = 5.2 mA; VCC = 6.0 V - 0.16 0.26 - 0.33 - 0.4 V
II input leakage 
current
VI = VCC or GND; 
VCC =6 . 0V
-- 0.1 - 1-1 A
ICC supply current VI = VCC or GND; IO =0A ;  
VCC =6 . 0V
--2 - 2 0 - 4 0 A74HC_HCT4002 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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CI input 
capacitance
-3 . 5- - - - -p F
74HCT4002
VIH HIGH-level 
input voltage
VCC = 4.5 V to 5.5 V 2.0 1.6 - 2.0 - 2.0 - V
VIL LOW-level 
input voltage
VCC = 4.5 V to 5.5 V - 1.2 0.8 - 0.8 - 0.8 V
VOH HIGH-level 
output voltage
VI = VIH or VIL; VCC = 4.5 V
IO = 20 A 4.4 4.5 - 4.4 - 4.4 - V
IO = 4.0 mA 3.84 4.32 - 3.84 - 3.7 - V
VOL LOW-level 
output voltage
VI = VIH or VIL; VCC = 4.5 V
IO = 20 A - 0 0.1 - 0.1 - 0.1 V
IO = 5.2 mA - 0.15 0.26 - 0.33 - 0.4 V
II input leakage 
current
VI = VCC or GND; 
VCC =5 . 5V
-- 0.1 - 1-1 A
ICC supply current VI = VCC or GND; IO =0A ;  
VCC =5 . 5V
--2 - 2 0 - 4 0 A
ICC additional 
supply current
per input pin; 
VI =V CC  2.1 V; IO =0A ;  
other inputs at VCC or GND; 
VCC = 4.5 V to 5.5 V
- 45 162 - 203 - 221 A
CI input 
capacitance
-3 . 5- - - - -p F
Table 6. Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit
Min Typ Max Min Max Min Max74HC_HCT4002 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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10. Dynamic characteristics
 
[1] tpd is the same as tPHL and tPLH.
[2] tt is the same as tTHL and tTLH.
[3] CPD is used to determine the dynamic power dissipation (PD in W):
PD =C PD  VCC
2  fi  N+ (CL  VCC
2  fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
 (CL  VCC
2  fo) = sum of outputs.
Table 7. Dynamic characteristics
GND = 0 V; CL = 50 pF; for load circuit see Figure 8.
Symbol Parameter Conditions 25 C 40 C to +125 C Unit
Min Typ Max Max 
(85 C)
Max 
(125 C)
74HC4002
tpd propagation delay nA, nB, nC or nD to nY; 
see Figure 7
[1]
VCC = 2.0 V - 30 100 125 150 ns
VCC = 4.5 V - 11 20 25 30 ns
VCC = 6.0 V - 9 17 21 26 ns
VCC =5 . 0V ;  C L =1 5p F - 9 - - - n s
tt transition time see Figure 7 [2]
VCC = 2.0 V - 19 75 95 110 ns
VCC = 4.5 V - 7 15 19 22 ns
VCC = 6.0 V - 6 13 16 19 ns
CPD power dissipation 
capacitance
per package; VI =G N Dt oV CC
[3] -1 6- - - p F
74HCT4002
tpd propagation delay nA, nB, nC or nD to nY; 
see Figure 7
[1]
VCC = 4.5 V - 13 22 28 33 ns
VCC = 5.0 V; CL =1 5p F - 1 1 - - - n s
tt transition time VCC = 4.5 V; see Figure 7 [2] - 7 15 19 22 ns
CPD power dissipation 
capacitance
per package; 
VI =G N Dt oV CC  1.5 V
[3] -2 2- - - p F74HC_HCT4002 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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11. Waveforms
 
 
 
 
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 7. Waveforms showing the input (nA, nB, nC, nD) to output (nY) propagation delays and the output 
transition times

	






 






 
Table 8. Measurement points
Type Input Output
VM VM VX VY
74HC4002 0.5VCC 0.5VCC 0.1VCC 0.9VCC
7 4 H C T 4 0 0 2 1 . 3 V1 . 3 V0 . 1 V CC 0.9VCC
Test data is given in Table 9.
Definitions test circuit:
RT = termination resistance should be equal to output impedance Zo of the pulse generator.
CL = load capacitance including jig and probe capacitance.
Fig 8. Test circuit for measuring switching times
001aah768
tW
tW
tr
tr tf
VM
VI
negative
pulse
GND
VI
positive
pulse
GND
10 %
90 %
90 %
10 %
VM VM
VM
tf
VCC
DUT
RT
VI VO
CL
G74HC_HCT4002 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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Table 9. Test data
Type Input Load Test
VI tr, tf CL
74HC4002 VCC 6.0 ns 15 pF, 50 pF tPLH, tPHL
74HCT4002 3.0 V 6.0 ns 15 pF, 50 pF tPLH, tPHL74HC_HCT4002 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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12. Package outline
 
Fig 9. Package outline SOT27-1 (DIP14)
UNIT A
max.
1 2 (1) (1) b1 cD
(1) Z Ee M H L
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm
inches
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
SOT27-1
99-12-27
03-02-13
A  
min.
A  
max. b max.
w ME e1
1.73
1.13
0.53
0.38
0.36
0.23
19.50
18.55
6.48
6.20
3.60
3.05
0.254 2.54 7.62
8.25
7.80
10.0
8.3
2.2 4.2 0.51 3.2
0.068
0.044
0.021
0.015
0.77
0.73
0.014
0.009
0.26
0.24
0.14
0.12
0.01 0.1 0.3
0.32
0.31
0.39
0.33
0.087 0.17 0.02 0.13
050G04 MO-001 SC-501-14
MH
c
(e  ) 1
ME
A
L
s
e
a
t
i
n
g
 
p
l
a
n
e
A1
w M
b1
e
D
A2
Z
14
1
8
7
b
E
pin 1 index
0 5 10 mm
scale
Note
1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. 
DIP14: plastic dual in-line package; 14 leads (300 mil) SOT27-174HC_HCT4002 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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Fig 10. Package outline SOT108-1 (SO14)
UNIT
A
max. A1 A2 A3 bp cD (1) E(1) (1) eH E LL p QZ y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm
inches
1.75 0.25
0.10
1.45
1.25 0.25
0.49
0.36
0.25
0.19
8.75
8.55
4.0
3.8
1.27 6.2
5.8
0.7
0.6
0.7
0.3 8
0
o
o
0.25 0.1
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 
1.0
0.4
 SOT108-1
X
w M
θ
A A1
A2
bp
D
HE
Lp
Q
detail X
E
Z
e
c
L
v M A
(A  ) 3
A
7
8
1
14
y
 076E06  MS-012
pin 1 index
0.069
0.010
0.004
0.057
0.049 0.01
0.019
0.014
0.0100
0.0075
0.35
0.34
0.16
0.15
0.05
1.05
0.041
0.244
0.228
0.028
0.024
0.028
0.012
0.01
0.25
0.01 0.004
0.039
0.016
99-12-27
03-02-19
0 2.5 5 mm
scale
SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-174HC_HCT4002 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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Fig 11. Package outline SOT337-1 (SSOP14)
UNIT A1 A2 A3 bp cD (1) E(1) eH E LL p QZ y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm 0.21
0.05
1.80
1.65 0.25
0.38
0.25
0.20
0.09
6.4
6.0
5.4
5.2 0.65 1.25 0.2
7.9
7.6
1.03
0.63
0.9
0.7
1.4
0.9
8
0
o
o 0.13 0.1
DIMENSIONS (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. 
 SOT337-1
99-12-27
03-02-19
(1)
w M
bp
D
HE
E
Z
e
c
v M A
X
A
y
1 7
14 8
θ
A
A1
A2
Lp
Q
detail X
L
(A  ) 3
 MO-150
pin 1 index
0 2.5 5 mm
scale
SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm SOT337-1
A
max.
274HC_HCT4002 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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Fig 12. Package outline SOT402-1 (TSSOP14)
UNIT A1 A2 A3 bp cD (1) E (2) (1) eH E LL p QZ y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm 0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
5.1
4.9
4.5
4.3
0.65
6.6
6.2
0.4
0.3
0.72
0.38
8
0
o
o 0.13 0.1 0.2 1
DIMENSIONS (mm are the original dimensions)
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
0.75
0.50
 SOT402-1  MO-153
99-12-27
03-02-18
w M
bp
D
Z
e
0.25
17
14 8
θ
A A1
A2
Lp
Q
detail X
L
(A  ) 3
HE
E
c
v M A
X
A
y
0 2.5 5 mm
scale
TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT402-1
A
max.
1.1
pin 1 index74HC_HCT4002 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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13. Abbreviations
 
14. Revision history
 
Table 10. Abbreviations
Acronym Description
CMOS Complementary Metal Oxide Semiconductor
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
MM Machine Model
TTL Transistor-Transistor Logic
Table 11. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74HC_HCT4002 v.4 20120917 Product data sheet - 74HC_HCT4002 v.3
Modifications: • Table 1: Type number 74HC20DB changed into 74HC4002DB.
74HC_HCT4002 v.3 20120904 Product data sheet - 74HC_HCT4002_CNV v.2
Modifications: • The format of this data sheet has been redesigned to comply with the new identity 
guidelines of NXP Semiconductors.
• Legal texts have been adapted to the new company name where appropriate.
74HC_HCT4002_CNV v.2 19970829 Product specification - -74HC_HCT4002 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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15. Legal information
15.1 Data  sheet  status
 
[1] Please consult the most recently issued document before initiating or completing a design. 
[2] The term ‘short data sheet’ is explained in section “Definitions”. 
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status 
information is available on the Internet at URL http://www.nxp.com. 
15.2 Definitions
Draft — The document is a draft version only. The content is still under 
internal review and subject to formal approval, which may result in 
modifications or additions. NXP Semiconductors does not give any 
representations or warranties as to the accuracy or completeness of 
information included herein and shall have no liability for the consequences of 
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet 
with the same product type number(s) and title. A short data sheet is intended 
for quick reference only and should not be relied upon to contain detailed and 
full information. For detailed and full information see the relevant full data 
sheet, which is available on request via the local NXP Semiconductors sales 
office. In case of any inconsistency or conflict with the short data sheet, the 
full data sheet shall prevail.
Product specification — The information and data provided in a Product 
data sheet shall define the specification of the product as agreed between 
NXP Semiconductors and its customer, unless NXP Semiconductors and 
customer have explicitly agreed otherwise in writing. In no event however, 
shall an agreement be valid in which the NXP Semiconductors product is 
deemed to offer functions and qualities beyond those described in the 
Product data sheet.
15.3 Disclaimers
Limited warranty and liability — Information in this document is believed to 
be accurate and reliable. However, NXP Semiconductors does not give any 
representations or warranties, expressed or implied, as to the accuracy or 
completeness of such information and shall have no liability for the 
consequences of use of such information. NXP Semiconductors takes no 
responsibility for the content in this document if provided by an information 
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental, 
punitive, special or consequential damages (including - without limitation - lost 
profits, lost savings, business interruption, costs related to the removal or 
replacement of any products or rework charges) whether or not such 
damages are based on tort (including negligence), warranty, breach of 
contract or any other legal theory. 
Notwithstanding any damages that customer might incur for any reason 
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards 
customer for the products described herein shall be limited in accordance 
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make 
changes to information published in this document, including without 
limitation specifications and product descriptions, at any time and without 
notice. This document supersedes and replaces all information supplied prior 
to the publication hereof.
Suitability for use — NXP Semiconductors products are not designed, 
authorized or warranted to be suitable for use in life support, life-critical or 
safety-critical systems or equipment, nor in applications where failure or 
malfunction of an NXP Semiconductors product can reasonably be expected 
to result in personal injury, death or severe property or environmental 
damage. NXP Semiconductors and its suppliers accept no liability for 
inclusion and/or use of NXP Semiconductors products in such equipment or 
applications and therefore such inclusion and/or use is at the customer’s own 
risk.
Applications — Applications that are described herein for any of these 
products are for illustrative purposes only. NXP Semiconductors makes no 
representation or warranty that such applications will be suitable for the 
specified use without further testing or modification. 
Customers are responsible for the design and operation of their applications 
and products using NXP Semiconductors products, and NXP Semiconductors 
accepts no liability for any assistance with applications or customer product 
design. It is customer’s sole responsibility to determine whether the NXP 
Semiconductors product is suitable and fit for the customer’s applications and 
products planned, as well as for the planned application and use of 
customer’s third party customer(s). Customers should provide appropriate 
design and operating safeguards to minimize the risks associated with their 
applications and products. 
NXP Semiconductors does not accept any liability related to any default, 
damage, costs or problem which is based on any weakness or default in the 
customer’s applications or products, or the application or use by customer’s 
third party customer(s). Customer is responsible for doing all necessary 
testing for the customer’s applications and products using NXP 
Semiconductors products in order to avoid a default of the applications and 
the products or of the application or use by customer’s third party 
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in 
the Absolute Maximum Ratings System of IEC 60134) will cause permanent 
damage to the device. Limiting values are stress ratings only and (proper) 
operation of the device at these or any other conditions above those given in 
the Recommended operating conditions section (if present) or the 
Characteristics sections of this document is not warranted. Constant or 
repeated exposure to limiting values will permanently and irreversibly affect 
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors 
products are sold subject to the general terms and conditions of commercial 
sale, as published at http://www.nxp.com/profile/terms, unless otherwise 
agreed in a valid written individual agreement. In case an individual 
agreement is concluded only the terms and conditions of the respective 
agreement shall apply. NXP Semiconductors hereby expressly objects to 
applying the customer’s general terms and conditions with regard to the 
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing in this document may be interpreted or 
construed as an offer to sell products that is open for acceptance or the grant, 
conveyance or implication of any license under any copyrights, patents or 
other industrial or intellectual property rights.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development. 
Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. 
Product [short] data sheet Production This document contains the product specification. 74HC_HCT4002 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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Export control — This document as well as the item(s) described herein 
may be subject to export control regulations. Export might require a prior 
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly 
states that this specific NXP Semiconductors product is automotive qualified, 
the product is not suitable for automotive use. It is neither qualified nor tested 
in accordance with automotive testing or application requirements. NXP 
Semiconductors accepts no liability for inclusion and/or use of 
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in 
automotive applications to automotive specifications and standards, customer 
(a) shall use the product without NXP Semiconductors’ warranty of the 
product for such automotive applications, use and specifications, and (b) 
whenever customer uses the product for automotive applications beyond 
NXP Semiconductors’ specifications such use shall be solely at customer’s 
own risk, and (c) customer fully indemnifies NXP Semiconductors for any 
liability, damages or failed product claims resulting from customer design and 
use of the product for automotive applications beyond NXP Semiconductors’ 
standard warranty and NXP Semiconductors’ product specifications.
Translations — A non-English (translated) version of a document is for 
reference only. The English version shall prevail in case of any discrepancy 
between the translated and English versions.
15.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks 
are the property of their respective owners.
16. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.comNXP Semiconductors 74HC4002; 74HCT4002
Dual 4-input NOR gate
© NXP B.V. 2012. All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 17 September 2012
Document identifier: 74HC_HCT4002
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’. 
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